深圳需要一位 SoC Design Manager

发布时间：2015-3-30 17:49 发布者：KT咨询

关键词： SOC , Asic , Verilog

【猎头职位：深圳需要一位 SoC Design Manager】联系人：Hunt-wang 邮箱：hr@kthr.com，微信也可查询职位啦！打开手机微信，搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加，欢迎大家关注！
Key responsibilities/duties:
Job description:
Lead SoC development planning and execution;

Lead SoC ip development, soc integration, and implementation including synthesis, STA, DFT and low power design;

Co-work with verification team on system level verification;

Co-work with backend team on timing closure and sign off;

Lead silicon validation and production support;

Support SW team on driver development and issue debug;

Team building and development.

Qualification:

BS/MS degree in EE or related, with 8+ year experience in IC development;

1+ year experience as design team leader or manager;

Proficient with HDL (Verilog/VHDL), shell/tcl/perl;

Solid knowledge and experience in IC development flow and EDA tools;

Good track record in ASIC/SoC development and delivery;

Experience in multimedia SoC development is a plus;

Experience in backend design is a plus.
KT人才二维码.jpg

深圳需要一位 SoC Design Manager

相关文章

网友评论

厂商推荐

相关视频