ASIC RTL Design Engineer

发布时间:2019年01月29日 11:01    发布者:KT咨询
关键词: RTL , Design

NO.487-【猎头职位:深圳需要五位 ASIC RTL Design Engineer】联系人:Raymond-Chen,邮箱,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!

Job Description:

Ø  Design RTL for our CPU-centric MachineLearning ASIC chip

Ø  Optimize timing and power consumption

Ø  Support functionality debug in simulation andemulation

Ø  Write timing/power constraint for the design

Job Requirement:


Ø  MS or PhD degree in Electrical Engineering,Computer Science, Physics, Mathematics or equivalent disciplines.

Ø  MS with > 2 years of industrialexperience; more experiences and capability will correspond to higher joblevels.

Ø  Excellent RTL design skills with SystemVerilog.

Ø  Good scripting skills with Python/Perl/Tcl.

Ø  Solid understanding of low power optimization.

Ø  Proficient communication in English - bothorally and in writing form.

Ø  Self-driven, result-oriented; able tomulti-task and determine priorities.

Ø  A proven fast learner and a team player.


Ø  Knowledge and experience with RISC-V ISA ishighly desired.

Ø  Knowledge about CPU architecture and memoryhierarchy.

Ø  Experience of working with foreign coworkersand remote teams is a plus.

福利:股票期权  住房补贴  五险一金  带薪年假


欢迎分享本文,转载请保留出处:     【打印本页】
您需要登录后才可以发表评论 登录 | 立即注册




关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702