上海需要一位 DFT Engineer

发布时间:2016-6-22 11:42    发布者:KT咨询
【猎头职位:上海需要一位 DFT Engineer】联系人:Chloe-Zhang,邮箱:hr@kthr.com,微信也可查询职位啦!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
Responsibilities:
1、Participate in SoC level DFT architecture definition;
2、Implement DFT strategy for the SoC chips, cooperating with design team;
3、Implement basic DFT schemes, including scan, boundary scan, Mem BIST and Logic BIST;
4、Develop the high coverage and cost effective test patterns;
5、Verify all DFT logics and test patterns with simulation and static timing analysis tool;
6、Support other teams for DFT related problems.

Requirements:
1、Either Bachelor or Master degree, 2+ years related experience required;
2、Basic knowledge of IC design flow, including coding, simulation, verification, synthesis and STA;
3、Good understanding of the General DFT methodology such as BIST, SCAN, JTAG and ATPG;
4、Knowledge on and familiar with basic Mentor/ Synopsys DFT flow and tools;
5、Proficient in Verilog/VHDL language;
6、Be familiar with Shell/TCL/Perl program, or skilled in C program;
7、Good English communication skills;
8、Self-motivated and good team player.



本文地址:https://www.eechina.com/thread-169291-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

  • Microchip视频专区
  • 为何选择集成电平转换?
  • 想要避免发生灾难,就用MPLAB® SiC电源仿真器!
  • PIC18-Q71系列MCU概述
  • 基于CEC1712实现的处理器SPI FLASH固件安全弹性方案培训教程
  • 贸泽电子(Mouser)专区
关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表