x
x

Senior Physical Design Engineer(TOP PR)

发布时间:2021-5-21 16:18    发布者:KT咨询
NO.579-【猎头职位:上海、南京需要位  Senior Physical Design EngineerTOP PR)】联系人:Edward-Duan,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
1、Create high performance, high frequency digital and mixed signal designs and drive from synthesis to tapeout.
2、Responsible for feasibility analysis, wiring studies, floor-planning, chip assembly, synthesis, place & route, integrating custom/analog blocks, timing, power analysis, design signoff and GDS release.
3、Work with the Boston Physical Design team to contribute to the development of a robust place and route flow/methodology that handles the challenges of power grid infrastructure, design floorplanning, Clock and Signal Routing, STA analysis and closure, and backend design verification.
4、Work with team members across all disciplines to optimize all physical aspects of the design.
岗位要求:
1、BS or MS in a relevant discipline such as Electrical Engineering and at least 5-7 years experience;
2、Experience in P&R and Physical Design deep sub-micron technologies, at 1GHz or higher clock frequencies;
3、Track record of successful tapeouts of ASICs of significant scope (technology node, die size, frequency, power);
4、Experience with SoC challenges such as multiple clock, multiple power domains is a plus.
5、Excited to work in an energetic environment with a talented and enthusiastic team!
6、English fluency: high.
福利:五险一金  带薪年假 员工福利  弹性工作  周末双休
KT二维码最小版.jpg

本文地址:https://www.eechina.com/thread-767277-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

  • Microchip视频专区
  • AOE | 时钟与时序(7/7):还有哪些重要计时参数?
  • AOE | 时钟与时序(6/7):稳定性与精度的区别是什么?
  • 初学者在电源电路设计中常犯的错误(以及如何避免)
  • AOE | 时钟与时序(5/7):什么是稳定性?
  • 贸泽电子(Mouser)专区
关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表