Soc Senior/Principal Analog Design Engineer

发布时间:2020-5-19 14:31    发布者:KT咨询
NO.474-【猎头职位:上海需要三位  Soc Senior/Principal Analog Design Engineer】联系人:Edward-Duan,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
Job Description:
1.Participate in or lead the development of theanalog and mixed signal IPs for the SoC products, including but not limited to:
High speed, low power, low jitter PLLs, DLLs, ADCs,sigma-delta, DACs, filters, bandgap references, temperature sensors, resistivetemperatur3
e detectors (RTDs), op-amps, programmable gainamplifiers (PGAs), comparators, programmable threshold detectors, voltageregulators, crystal/ceramic oscillators and buffers, high speed I/O interfaces,etc.
2.Specify and conduct feasibility research for theadvanced IPs in above areas, including DFT.
3.Support and oversee layout and verificationactivities, including layout guidelines, floor-plan, LVS, DRC, etc.
4.Support and participate in the product debug,test, validation, and characterization.
5.Manage the projects, assign resources and followup progresses, manage priorities and lead times, manage the efficiency anddelivery quality.
6.Assist the Design Director in managing anddeveloping the team competencies; and in recruiting, training and coaching. Assist in managing and evolving the design flow.
7.Participate in or lead the collaboration withvarious internal/external teams for place & route; feasibility study;product specification and datasheet; test, debug, validation, andcharacterization; IP/library development, etc.
8.Work with external licensers, IP providers anddesign service providers, the back-end subcontractors, the foundry, and thepackage/test house, to efficiently and effectively complete the designprojects, when necessary.  Collaborate with the oversea teams for the bestoverall efficiency.
9.Supervise a group of Analog Design Engineers andSenior Analog Design Engineers when assigned.
JobRequirement:
1.Must have deep knowledge and experiences intransistor level analog circuit designs; must be fluent in MATLAB/Simulink forsystem analysis; must be able to do layout and providelayout/verification/debugging guidance.
2.Must be fluent in design tools, spice circuitsimulators, mixed signal simulators, and System Verilog.
3.Must have experience in IP design flow, specs,documentation, plus application notes.
4.Must have experience in silicon bring-up,debugging, and use of lab instruments.
5.Must have strong passion and motivation todevelop career in mixed signal design.
6.Must be a self-starter with the ability toproactively propose technically competent solutions; must be result-orientedand have the skills to manage time efficiently.
7.Preferred experience in analog/mixed signal IPdevelopment such as LDO, brown-out, oscillator, PLL, DLL, op-amp, programmablegain amplifier (PGA), programmable threshold detector, zero-crossing detector,resistive temperature detector (RTD), bandgap voltage reference, ADC, DAC,analog comparator, temperature sensor, etc.
8.Preferred experience in successful SoC designprojects as a project manager.
9.Language skills:English, fluent conversation,reading and writingChinese mandarin, native speaker
10.Relevant experience:Minimum 6-year experience inanalog and mixed signal circuit design
福利:五险一金  带薪年假 员工福利

本文地址:https://www.eechina.com/thread-589218-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

  • Microchip视频专区
  • Dev Tool Bits——使用MPLAB® Discover浏览资源
  • Dev Tool Bits——使用条件软件断点宏来节省时间和空间
  • Dev Tool Bits——使用DVRT协议查看项目中的数据
  • Dev Tool Bits——使用MPLAB® Data Visualizer进行功率监视
  • 贸泽电子(Mouser)专区
关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表