The Verilog Hardware Description Language (第五版)

发布时间:2012-3-16 14:16    发布者:诸葛孔明
关键词: Hardware , verilog
预览: The Verilog Hardware Description Language.bmp

The Verilog language is a hardware description language that provides a means of specifying a digital system at a wide range of levels of abstraction. The language supports the early conceptual stages of design with its behavioral level of abstraction, and the later implementation stages with its structural abstractions. The language includes hierarchical constructs, allowing the designer to control a description’s complexity.

Verilog was originally designed in the winter of 1983/84 as a proprietary verification/simulation product. Later, several other proprietary analysis tools were developed around the language, including a fault simulator and a timing analyzer. More recently, Verilog has also provided the input specification for logic and behavioral synthesis tools. The Verilog language has been instrumental in providing consistency across these tools. The language was originally standardized as IEEE standard #1364-1995.It has recently been revised and standardized as IEEE standard #1364-2001. This book presents this latest revision of the language, providing material for the beginning student and advanced user of the language.

It is sometimes difficult to separate the language from the simulator tool because the dynamic aspects of the language are defined by the way the simulator works. Further, it is difficult to separate it from a synthesis tool because the semantics of the language become limited by what a synthesis tool allows in its input specification and produces as an implementation. Where possible, we have stayed away from simulatorand synthesis-specific details and concentrated on design specification. But, we have included enough information to be able to write working executable models.

下载: Kluwer - The Verilog Hardware Description Language, 5th Ed.pdf (7.71 MB)
本文地址:https://www.eechina.com/thread-87376-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
rinllow6 发表于 2012-3-16 22:51:26
谢谢!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
jimcmwang 发表于 2014-10-31 09:47:36
The Verilog Hardware Description Language (第五版)
yuhuikeji 发表于 2014-12-10 13:59:13
非常感谢。
星空下的屋顶 发表于 2016-5-7 12:14:42
现在好多英文版的资料啊  学习 了
友蒂德 发表于 2022-6-14 16:37:42
学习学习
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

相关视频

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表