芯片设计

发布时间:2017-12-12 14:31    发布者:KT咨询
NO.341-【猎头职位:上海需要四位 芯片设计 】联系人:May-Ye,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
1.Participate in RISCV or Deep LearningAccelerator or other SOC IP design for all frontend phase;
2.Specification define;
3.RTL implementation;
4.Analysis and optimization for performance;
5.Analysis and optimization for power;
6.Analysis and optimization for timing;
7.Design flow: lint/synthesis/sta/formalcheck;
8.Silicon debugging.
岗位要求:
1.MS with 5+ or 3+ years of experience inASIC design;
2.Experience with RISC CPU (RISCV/MIPS/ARM)related IPs design are highly desirable;
3.Experience with USB/MIPI_CSI/MIPI_DSI orother high speed interface IPs design are highly desirable;
4.Experience with Deep Learning Acceleratorrelated IPs design are highly desirable;
5.Experience with all phases of frontendarchitecture, design and validation;
6.RTL Coding, design reviews, SYN, CDC, FEV;
7.Demonstrated work experience with timinganalysis, area and power optimizations, performance analysis, debug ability,ECOs, and post-silicon debug;
8.Excellent knowledge of Verilog and popularEDA simulation & implementation tools;
9.Good experience in scripting languages likePerl, Unix shell or similar languages.
福利:医疗补贴 基本工资+奖金  12-13

本文地址:https://www.eechina.com/thread-520836-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表