IC Package Engineer

发布时间:2020-5-19 14:42    发布者:KT咨询

NO.474-【猎头职位:上海需要一位  IC Package Engineer】联系人:Edward-Duan,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
Job Description:
1.As a member of the power package developmentgroup, responsible for the New Product Introduction (NPI), from design throughqualification and release of the product to production and for the developmentof new module package technologies working closely with the product designengineers and the factories.
2.Develop materials, assembly processes, processcontrol plans with material suppliers, assembly vendors during NPI.
3.Develop and implement package design rules andother specifications for module assembly process.
4.Design and qualify new package solutions to meetand exceed the electrical, thermal and mechanical requirements of products.
5.Generate build sheets, package outline drawingsand other specifications required for release of product.
6.Qualify the new products coordinating therequired package level and board level reliability testing with the quality andreliability group and conduct any failure analysis as required.
7.Achieve the target assembly yields for eachproduct during the NPI phase to pass the final gate check to release toproduction.
JobRequirement:
1.Masters degree in Engineering or equivalent technicaldiscipline plus 5 years of experience in a package and assembly manufacturingposition which must have included: design and develop new packages includingleadframe, substrate based, System-in-Package with both wirebond and flip chipinterconnects;
2.develop and implement laminate, flipchip bumpingand assembly design rules;
3.good materials background on solder materials,solder joint reliability, die attach, molding compounds;
4.Lead new product introduction of packages indifferent assembly factories, validate the materials, process parameters usingDesign of Experiments (DOE) methodology, and establish necessary processcontrols and monitors prior to production release;
5.Qualify the designed package, materials andprocesses through reliability stress testing;
6.Must be knowledgeable in JEDEC and IPCrequirements for component and board level reliability qualification;
7.Perform failure analysis of defects generatedduring assembly process development and or reliability testing using X-ray, ConfocalScanning Acoustic Microscopy (CSAM), cross-section techniques that includeanalyzing with scanning electron microscope (SEM), Energy Dispersive AnalysisX-ray (EDAX);
8.Project management involving cross functionalteams involving internal groups (Design, Product Marketing, Quality andReliability, Manufacturing), external groups (material and assembly turn-keysuppliers) from the design stage of the product to the production ramp phase.
9.Understanding of Chip-Package interactions,silicon technology design rules, and wafer level packaging is preferred.
福利:五险一金  带薪年假 员工福利


本文地址:https://www.eechina.com/thread-589226-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

  • Microchip视频专区
  • Dev Tool Bits——使用MPLAB® Discover浏览资源
  • Dev Tool Bits——使用条件软件断点宏来节省时间和空间
  • Dev Tool Bits——使用DVRT协议查看项目中的数据
  • Dev Tool Bits——使用MPLAB® Data Visualizer进行功率监视
  • 贸泽电子(Mouser)专区
关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表