Senior physical design engineer leader

发布时间:2018-3-26 14:51    发布者:KT咨询
NO.465-【猎头职位:北京/上海需要一位  Senior physical designengineer leader】联系人:Edward-duan,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
Ø  Execute the whole Physical Design flow includeFloorplan/Placement/CTS/Routing/Physical Verification
Ø  Work with front end design Engineers to achieve timing closure for bothpartition level and full chip level
Ø  IO ring design
Ø  Cross talk Analysis
Ø  IR Drop and Power Integrity Analysis
Ø  Execute ECO's.
Ø  Develop and enhance entire physical design flow at both chip and blocklevel.
岗位要求:
Ø  BS/MS in Electrical or Computer Engineering with 8+ yrs experience inphysical design
Ø  Experience with advanced process(at least TSMC 28nm process), experiencewith hierachical design flow.
Ø  Hands-on experience in top module physical design.
Ø  Hands on experience in logic synthesis and equivalence checking/FVrequired.
Ø  Expertise in physical design and optimization e.g. placement, routing,cell sizing, buffering, logic restructuring, etc. to improve timing and powerrequired. Background in implementing them through ECOs required.
Ø  Understanding of DFT logic and hands-on experience in design closuretaking into account DFT logic required. DFT timing closure for various modese.g. scan shift and capture, transition faults, BIST, etc. would be a plus.
Ø  Expertise in analyzing and converging crosstalk delay, noise glitch, andelectrical/manufacturing rules in deep-sub micron processes
Ø  Understand process variation effect modeling and experience in designconvergence taking into account variations required.
Ø  Experience in critical path planning and crafting. Experience in circuits,SPICE simulations, and/or transistor level STA would be a plus.
Ø  Expertise and in-depth knowledge of industry standard EDA tools required.
Ø  Proficiency in scripting languages, such as, Perl, Tcl, Make, etc.Experience in methodology and/or flow automation would be a plus.
福利:上班弹性 奖金+股票 KT二维码最小版.jpg

本文地址:https://www.eechina.com/thread-523925-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

  • Microchip视频专区
  • Dev Tool Bits——使用MPLAB® Discover浏览资源
  • Dev Tool Bits——使用条件软件断点宏来节省时间和空间
  • Dev Tool Bits——使用DVRT协议查看项目中的数据
  • Dev Tool Bits——使用MPLAB® Data Visualizer进行功率监视
  • 贸泽电子(Mouser)专区
关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表