上海需要一位:FPGA Emulation Engineer

发布时间:2016-11-22 14:28    发布者:KT咨询
【猎头职位:上海需要一位:FPGA Emulation Engineer】联系人:Grace-Tai,邮箱:hr@kthr.com,微信也可查询职位啦!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
Key responsibilities/duties:
1Port the state of the art ASIC designto the advanced FPGA platform for emulation
2Take ownership of FPGA image buildflow, FPGA image building and FPGA design documentation
3Interact with external IPteams/vendors to resolve all FPGA related technical implementation andintegration issues
4Work closely with otherDesign/DV/Validation/SW teams for bug/issue debug, support and chip bring-up.

Requirements (indicate“must”or“preferred”)
Key skills & knowledge:
1Familiar with FPGA design tools:Synplify, Vivado, ISE, Quartus
2Familiar with Xilinx/Altera FPGAarchitecture;
3Familiar with FPGA development,especially FPGA logic design, FPGA RTL coding, FPGA constrain setup,verification, synthesis, par and timing closure;
4One or more advantages of thefollowings are highly desirable: Hands-on experience inWIFI/Ethernet/PCIe/USB/SATA/SDIO/ARM CPU/DDR3/DDR4 emulation. Familiar withhardware schematics;
5Excellent teamwork, interpersonal andcommunication skills;
6Fluent in Chinese and English bothverbal and written;
7Scripting/programming skill in C/C++,Tcl, Perl/Csh desired;
8Ability to work in stressfulsituations with tight schedules to meet.

Qualifications:
1Minimum 2 years of experience withMSEE/CS or 4 years with BSEE/CS.

本文地址:https://www.eechina.com/thread-179440-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

  • Microchip视频专区
  • Dev Tool Bits——使用MPLAB® Discover浏览资源
  • Dev Tool Bits——使用条件软件断点宏来节省时间和空间
  • Dev Tool Bits——使用DVRT协议查看项目中的数据
  • Dev Tool Bits——使用MPLAB® Data Visualizer进行功率监视
  • 贸泽电子(Mouser)专区
关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表