Freescale TWR-PXS2010工业控制和安全应用解决方案

发布时间:2012-2-28 22:09    发布者:1770309616
关键词: Freescale , TWR-PXS2010 , 安全应用 , 工业控制
Freescale公司的PXS20是32位双核双发射的Power Architecture微控制器,满足安全标准IEC61511和IEC61508 (SIL3),能降低设计复杂性和减少所用元件.PXS20采用高性能的e200z4d双核,核频率高达120MHz,双发射级流水线核,可变长度编码(VLE),集成了存储器管理单元(MMU)和信号处理引擎,带误差检测代码的4KB指令缓存,主要用在消费类电子,工业控制,太阳能逆变器,机器人,航空航天和马达控制等.本文介绍了PXS20系列主要特性,方框图以及TWR-PXS2010模块主要特性和电路图

The PXS20 family of 32-bit Power Architecture® microcontrollers is designed to specifically address the requirements of the safety standards IEC61511 and IEC61508 (SIL3). It reduces design complexity and component count by putting key functional safety features on a single chip with a dual-core, dual-issue architecture, which can be statically switched between lockstep mode (redundant processing and calculations) to decoupled parallel mode (independent core operation). The PXS20 microcontrollers are SafeAssure solutions.

The PXS20 series microcontrollers are system-on-chip devices that are built on Power Architecture technology and contain enhancements that improve the architecture’s fit in embedded applications, include additional instruction support for digital signal processing (DSP) and integrate technologies such as an enhanced time processor unit, enhanced queued analog-to-digital converter, Controller Area Network, and an enhanced modular input-output system.

The PXS20 family of 32-bit microcontrollers is the latest achievement in integrated safety controllers. The advanced and cost-efficient host processor core of the PXS20 family complies with the Power Architecture embedded category. It operates at speeds as high as 120 MHz and offers high-performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users’ implementations.

PXS20系列主要特性:

• High-performance e200z4d dual core 32-bit Power Architecture® technology CPU Core frequency as high as 120 MHz

– Dual issue five-stage pipeline core

– Variable Length Encoding (VLE)

– Memory Management Unit (MMU)

– 4 KB instruction cache with error detection code

– Signal processing engine (SPE)

• Memory available

– 1 MB flash memory with ECC

– 128 KB on-chip SRAM with ECC

– Built-in RWW capabilities for EEPROM emulation

• SIL3/ASILD innovative safety concept: LockStep mode and Fail-safe protection

– Sphere of replication (SoR) for key components (such as CPU core, eDMA, crossbar switch)

– Fault collection and control unit (FCCU)

– Redundancy control and checker unit (RCCU) on outputs of the SoR connected to FCCU

– Boot-time Built-In Self-Test for Memory (MBIST) and Logic (LBIST) triggered by hardware

– Boot-time Built-In Self-Test for ADC and flash memory triggered by software

– Replicated safety enhanced watchdog

– Replicated junction temperature sensor

– Non-maskable interrupt (NMI)

– 16-region memory protection unit (MPU)

– Clock monitoring units (CMU)

– Power management unit (PMU)

– Cyclic redundancy check (CRC) unit

• Decoupled Parallel mode for high-performance use of replicated cores

• Nexus Class 3+ interface

• Interrupts

– Replicated 16-priority controller

– Replicated 16-channel eDMA controller

• GPIOs individually programmable as input, output or special function

• Three 6-channel general-purpose eTimer units

• 2 FlexPWM units

– Four 16-bit channels per module

• Communications interfaces

– 2 LINFlexD channels

– 3 DSPI channels with automatic chip select generation

– 2 FlexCAN interfaces (2.0B Active) with 32 message objects

– FlexRay module (V2.1 Rev. A) with 2 channels, 64 message buffers and data rates up to 10 Mbit/s

• Two 12-bit analog-to-digital converters (ADCs)

– 16 input channels

– Programmable cross triggering unit (CTU) to synchronize ADCs conversion with timer and PWM

• Sine wave generator (D/A with low pass filter)

• On-chip CAN/UART bootstrap loader

• Single 3.0 V to 3.6 V voltage supply

• Ambient temperature range –40 ℃to 125 ℃

• Junction temperature range –40℃ to 150 ℃

PXS20系列目标应用:

Consumer

Boiler Heating Control

Industrial

Programmable Logic Control (PLC)

Input-Output Control (I/O Control)

Off-Grid Solar Power Inverters

Commercial Solar Power Inverters

Residential Solar Power Inverters

Unmanned Vehicles (Ground, Air, Water)

Motion Control

Process Control

Robot Manipulator

Robotic Arm

Medical/Healthcare

Anesthesia Unit Monitor

Ventilators and Respirators

Motor Control

Stepper Motor
20120228113118528.gif
图1。PXS20系列方框图

TWR-PXS2010: PXS20 安全功能MCU模块

The TWR-PXS2010 module is part of the Freescale Tower System portfolio, a modular development platform that enables rapid prototyping and tool re-use through reconfigurable hardware. Elevate your design to the next level with this industrial power house by building your Tower System today.

TWR-PXS2010 reduces design complexity and component count by putting key functional safety features on a single chip with a dual-core, dual-issue architecture, which can be statically switched between lockstep mode (redundant processing and calculations) to decoupled parallel mode (independent core operation).

TWR-PXS2010包括:

TWR-PXS2010 board with a PXS20 32-bit Power Architecture® MCU Necessary cables DVD with lab tutorials, software, training and collateral Quick Start Guide document.

TWR-PXS2010模块主要特性:

Dual e200z4 CPU architecture

Dual processing spheres including: CPU, DMA, interrupt controller, crossbar and MPU for logic level fault detection

Two statically configurable modes of operation:

Lockstep operation (redundant processing and calculations)

Dual Parallel Mode (independent core operation

Fault Collection Unit, which monitors and manages fault events

Error correction coding on RAM and flash memory allows detection/correction of memory errors

Designed to address safety requirements outlined in IEC61508 (SIL3)
2012022811311991.gif
图2。TWR-PXS2010模块外形图
20120228113122240.gif
图3。TWR-PXS2010模块电路图(1)
20120228113122652.gif
图4。TWR-PXS2010模块电路图(2)
20120228113123794.gif
图5。TWR-PXS2010模块电路图(3)
20120228113124348.gif
图6。TWR-PXS2010模块电路图(4)
20120228113125747.gif
图7。TWR-PXS2010模块电路图(5)
详情请见:
PXS20[1].pdf (661.1 KB)
TWR-PXS2010SCH[1].pdf (89.17 KB) 以及
AN4437[1].pdf (3.44 MB)

来源:互联网
本文地址:https://www.eechina.com/thread-86630-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

相关视频

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表