【台积电(中国)有限公司招聘】 Technology File Engineer

发布时间:2016-1-25 18:47    发布者:moore100
关键词: 半导体招聘 , 台积电 , 摩尔精英 , 求职
台积电(中国)有限公司


Technology File Engineer

8K-10K  南京  应届毕业生  硕士及以上   全职
职位诱惑: 设计服务中心

Job Description:
1. Work closely with process RD team to develop DRC/LVS for design readiness.
2. Provide customer support to world-wide leading design house.
3. Initial more innovation to continue optimize development efficiency.
4. Work closely with various departments (Physical design/integration/Device RD/Product/ESD) on their design requirements.
5. Work closely with EDA partner for tool qualification and methodology enhance.
Qualifications:
1. Good knowledge of semiconductor FEOL/BEOL process and chip design concepts. Solid understanding of device physics, Layout design is a plus.
2. Knowledge of EDA partner (Mentor, Synopsys, Cadence, etc.) tools suite is a plus. Especially Laker /Virtuoso /Calibre.
3. Scripting and programming experience using several of the following: Perl, Python, C, C++, TCL, Skill.
4. Ability to work across teams to drive a solution, problem solver and self-motivated.
5. The ideal candidate will have experience in DRC/LVS development.
6. MS or above in EE, CS related fields.

职位链接:http://www.moore.ren/job/detail.htm?jobId=1200429&invitecode=1f497054-685a-4ac6-8970-54685a0ac6d2


摩尔精英,专注半导体招聘,更多半导体高薪职位 请扫描二维码
本文地址:https://www.eechina.com/thread-160336-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
moore100 发表于 2016-2-17 14:26:46
顶一个
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表