x
x
查看: 2849|回复: 0

I2C总线规范V2.1

[复制链接]
发表于 2011-8-1 11:57:55 | 显示全部楼层 |阅读模式
This version of the 1992 I2C-bus specification includes the
following modifications:
· Programming of a slave address by software has been
omitted. The realization of this feature is rather
complicated and has not been used.
· The “low-speed mode” has been omitted. This mode is,
in fact, a subset of the total I2C-bus specification and
need not be specified explicitly.
· The Fast-mode is added. This allows a fourfold increase
of the bit rate up to 400 kbit/s. Fast-mode devices are
downwards compatible i.e. they can be used in a 0 to
100 kbit/s I2C-bus system.
· 10-bit addressing is added. This allows 1024 additional
slave addresses.
· Slope control and input filtering for Fast-mode devices is
specified to improve the EMC behaviour.
NOTE: Neither the 100 kbit/s I2C-bus system nor the
100 kbit/s devices have been changed.

I2C总线规范V2.1.pdf

279.86 KB, 下载积分: 积分 -1

售价: 5 积分  [记录]  [购买]

您需要登录后才可以回帖 登录 | 立即注册

本版积分规则

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表