上海有新职位啦~
发布时间：2014-2-14 14:53
发布者：KT咨询
|
【猎头职位：上海需要一位“Sr. staff verification engineer”】关键词：UVM, verification,联系人：Susan，QQ:15902188625；Skype:susan.lu63；Email: susan-lu@kthr.com，微信也可查询职位啦！打开手机微信，搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加，欢迎大家关注！ Job Description 1.Define verification infrastructure using System Verilog, Formal and UVM. 2.Assist in complete verification of high performance, high feature, low power ASIC. 3.Work closely with system architect and design managers to architect a new design verification environment and produce high quality verification closure. 4.Guide the development of comprehensive, flexible, and portable block to chiplevel test-benches, detail test plans and coverage closure. 5.Expert in industry standards such as PCIe, USB, Ethernet, 802.3, 802.11, ARM, etc. 6.nfrastructure work including developing scripts, methodologies and tools for efficiency and quality improvements. Job Requirements 1.Strong verification and technical lead skills including a good knowledge and understanding of different verification methodologies: * architecture vs micro-architecture level * random vs directed testing * fullchipvs module-level * performance vs function * error & drop handling 2.Past experience of successfully technically guiding complex, multi-million gates, high speed design verification. 3.Experience with the following areas in design and verification: * Advanced Constrained-random functional verification methodology such as OVM/UVM/VMM and/or SV Assertion. * Systems using communication systems/protocols such as 802.3, PCIe, USB3, AXI, 802.11, ARM and NoC. * Formal verification with abstraction model for end-to-end checking. * Low power verification with power gating and power management. * Debug methodology 4.Self-motivated, good communicator, quick learner and good team player. 5.Display positive attitude and demonstrate flexibility in day-to-day work. 6.MS/EE or CS with 12-16 years of relevant experience. 
|
网友评论