Lattice LatticeECP2 7:1 LVDS视频接口参考设计方案

发布时间:2011-11-11 11:10    发布者:1046235000
关键词: Lattice , LVDS视频接口
Lattice公司的LatticeECP2 7:1 LVDS视频评估套件采用LatticeECP2 或LatticeXP2 FPGA,和LatticeECP2高级评估板或LatticeXP2高级评估板以及各种视频I/O源配合使用.本文介绍了LatticeECP2 7:1 接收和发送功能框图, 7:1接收侧和发送侧方框图, LatticeECP2和LatticeXP2 高级评估板的7:1接口测试系统, 视频处理设计案例以及LatticeECP2™高级评估板主要特性,方框图和电路图.

The Lattice 7:1 LVDS Video Demo Kit is a set of boards and cables that demonstrate the implementation of a 7:1 LVDS solution using the LatticeECP2 or LatticeXP2 FPGA. The kit works with the LatticeECP2-Advanced Evaluation Board or LatticeXP2 Advanced Evaluation Board, as well as various user video I/O resources.

The default design for use with this kit is based on the 7:1 LVDS Video Interface reference design, targeted for the LatticeECP2 or LatticeXP2 FPGA, and specifically tailored for use with this kit. This, and other resources related to this kit can be downloaded from the links at the left of this page.

7:1 LVDS视频接口包括:

The Lattice 7:1 LVDS Video Demo Kit includes the following:

4 Video Demo Boards (See User Manual for full description - link at left of this page)

LatticeECP2 Advanced Evaluation Board (Optional - see below)

Includes Wall Adapter Power Supply (Universal voltage input, US plugs)

Includes ispDOWNLOAD cable

Banana Jack Cables (For supplying Power to Video Demo Boards from LatticeECP2 Advanced Evaluation Board or other source)

2 Channel-Link MDR Cables

DVI Cable
20111111101153141.jpg
图1. LatticeECP2 7:1 LVDS视频接口评估板外形图

20111111101153219.gif
图2. LatticeECP2 7:1 接收和发送功能图
20111111101153516.gif
图3.7:1接收侧方框图
20111111101154123.gif
图4.7:1发送侧方框图
20111111101154887.gif
图5. LatticeECP2 高级评估板的7:1接口测试系统
20111111101154798.gif
图6. LatticeXP2 高级评估板的7:1接口测试系统
20111111101155472.gif
图7.视频处理设计案例

LatticeECP2™高级评估板

The LatticeECP2 Advanced Evaluation Board provides a convenient platform to evaluate, test and debug user designs and IP cores targeted to the LatticeECP2-50 device.

LatticeECP2™高级评估板主要特性:

The main features of this board are listed below:

• LatticeECP2 FPGA with a 1.2V DC core in a 672-ball fpBGA package (default LatticeECP2-50 FPGA)

• SPI Serial Flash device included for low-cost, non-volatile configuration storage

• Two 64-bit DDR2 SO-DIMM module connectors (DDR2 DIMMs are not included)

• VHDM connectors for SPI4.2 transmit and receive interfaces

• Tri-speed (10/100/1000 Mbit) Ethernet PHY that includes RJ-45, magnetics and spark gap

• Directly wired RJ-45 connector

• Samtec TFM-140-31-S-D-LC connector for interfacing with TI DSP motherboards through the peripheral interface

• RS-232 interface chip and 9-pin D-sub connector

USB 1.1 transceiver and USB type-A and type-B connectors

• Two 8-bit DIP switches

• Discrete LEDs and 7-segment LED

• Compact Flash connector for type I and type II Compact Flash cards (Compact Flash cards not included)

LCD module connector (LCD module not included)

• Prototyping areas with access to 103 I/O pins

• Selectable I/O bank voltages

• Four pairs of SMA connectors for high speed differential signals

• Oscillator socket for both half-size and full-size oscillators

• 3.3V, 2.5V, 1.8V, 1.2V and ADJ (adjustable voltage) powers generated from a single 5V to 28V power source

• Power Manager ispPAC-POWR1220AT8 chip for monitoring 3.3V, 2.5V, 1.8V, 1.2V, ADJ voltages and DDR VREF,VTTvoltages

• Interface for ispVM System programming support

Also Included:

• 5V/3A AC adapter with international wall plugs

• ispDOWNLOAD Cable (HW-DL-3C or equivalent)
2011111110115593.gif
图8.LatticeECP2™高级评估板方框图
20111111101155346.gif
图9.LatticeECP2™高级评估板电路图:支持原型
20111111101156704.gif
图10.LatticeECP2™高级评估板电路图:USB 1.1和RS-232
20111111101156445.gif
图11.LatticeECP2™高级评估板电路图:编程,开关和LED
20111111101156533.gif
图12.LatticeECP2™高级评估板电路图: SPI4.2 Rx
20111111101157335.gif
图13.LatticeECP2™高级评估板电路图: SPI4.2 Tx
20111111101157424.gif
图14.LatticeECP2™高级评估板电路图CD, CF, IT EMF和OSC
20111111101158450.gif
图15.LatticeECP2™高级评估板电路图:以太网
20111111101158416.gif
图16.LatticeECP2™高级评估板电路图: DDR2 SDRAM FPGA
20111111101158788.gif
图16.LatticeECP2™高级评估板电路图: DDR2 SDRAM SO-DIMM
20111111101159838.gif
图17.LatticeECP2™高级评估板电路图:FPGA电源引脚
20111111101159917.gif
图18.LatticeECP2™高级评估板电路图:电源1
20111111101159205.gif
图19.LatticeECP2™高级评估板电路图:电源2
详情请见:
rd1030.pdf (750.09 KB)
EB23.pdf (1.95 MB)


本文地址:https://www.eechina.com/thread-79158-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表