SOC Coherence Verification

发布时间:2018年07月06日 11:07    作者:KT咨询
关键词: Verification , Engineer

NO.469-【猎头职位:上海需要一位  SOC Coherence Verification】联系人:Grace-Tai,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!

Job Description:

Ø  Develop coherence verification platform

Ø  Verification of SoC level design using random methodologies – Test Planning, Implementation and Execution.

Ø  Work closely with the design group to identify problems

Ø  Hand-on experience in SOC coherence domain complex ASIC DV flow from plan to coverage

Job Requirement:

Ø  8+ years’ experience with Master degree or 10+ years’ experience with Bachelor degree.

Ø  Good knowledge in consistency and coherence consideration & design in SMP system

Ø  Experience with at least one complete and successful chip verification

Ø  Familiar with at least one coherent protocol like ACE, CHI, etc. is preferred

Ø  Experience with protocol and interconnect coherence verification is a big plus.

Ø  Proficient with Verilog, SystemVerilog

Ø  C and C++ software development and scripting languages (Perl, C Shell, Makefile, …) experience.

Ø  Expert in the use of Cadence/Synopsys verification tools, experience of Perspec is a plus

Ø  Experience with UVM/VMM methodologies is preferred

Ø  Strong documentation and communication skills.

Skills and Knowledge

Ø  Coherent Protocol

Ø  Verilog/System Verilog

Ø  UVM Verification Methodologies

Ø  C/C++

Ø  Perl, C Shell or Makefile

福利:五险一金 KT二维码最小版.jpg


欢迎分享本文,转载请保留出处:http://www.eechina.com/thread-528631-1-1.html     【打印本页】
您需要登录后才可以发表评论 登录 | 立即注册

相关文章

相关视频演示

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
回顶部