上海需要一位Package Design Engineer

发布时间:2017-1-10 15:55    发布者:KT咨询
【猎头职位:上海需要一位Package Design Engineer】联系人:Estelle-Lv,邮箱:hr@kthr.com,微信也可查询职位啦!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
Summaryof Role:  
Package Design Engineer is responsiblefor large scale ASIC package definition, package model extraction,system-module SI/PI co-simulation and thermal/reliability solution. SupportASIC chip designs on IO planning based on 32nm, 14nm and beyond technology.Manage ASIC package laminate design from definition to manufacture. Exploreadvanced package solutions such as 2.5D, 3D package.

Responsibilities:  
Work scope includes but notlimited to:
1Package solution consultingand evaluation during project bid stage
2Define package netlist basedon chip-package co-design methodology
3IO planning together withphysical designer
4Package ERC checking, packagedesign file checking
5Support customer onsystem-module SI/PI co-simulation
6Package design sign-off
7Develope package designmethodology in China Design Center
8Develope advanced 2.5D, 3Dpackage design solution.

Thecandidate would also have future extended responsibility participating in thedesign planning and sizing for the advanced ASIC/SoC chips, deployment andother application engineering support of the design methodology.

Requirements:   
1EE/ME/CS related backgroundin system/chip design
2Solid knowledge and industryexperience in following areas:
Ø  High speed package/systemdesign experience (High Speed Serdes, DDR, etc.);
Ø  Multiple layers PCB/Laminate(4+) layout experience (Experience with automation and SKILL languageprogramming is a plus);
Ø  Familiar with Industry SI/PIanalysis process, system level modeling and tools (SigXp, Spice, MATLAB etc).
3Good grasp of Perl/TCLscripts under Linux/Unix environment. C programming will be a plus
4Good communication skill inboth English and Mandarin, and willingness to work with a global team. Skill inother languages is a plus
5Understanding of ASICphysical design process/tools, advanced semiconductor technology process anddevice physics is a plus
6Strong teamwork sense, goodlearning competency, self-motivated, and ability to work in diverse areas in aflexible and dynamic environment.

Preferred Qualifications:
1Direct PKG engineer role withindustry experience.

本文地址:https://www.eechina.com/thread-184161-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表