上海需要一位 Verification

发布时间:2016-10-13 15:50    发布者:KT咨询
【猎头职位:上海需要一位Verification】联系人:Jessy-He,邮箱:hr@kthr.com,微信也可查询职位啦!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
Responsibilities:
1Participate/LeadASIC digital verification for various IP/SoC projects;
2Createverification plans with designers;
3Develop DVarchitecture and verification environment;
4Verificationexecution and sign-off.

Skills Mandatory:
1Excellentteam working style;
2SolidIP/SoC verification background:Mass production for verified IP/SoC
3Bachelorin EE or CS: At least 5 years working experiences on ASIC digital verification
4Master inEE or CS : At least 3 years working experiences on ASIC digital verification
5Productionexperiences on verification strategies and testplans;
6Proficiencyin SystemVerilog/UVM for testbench creation, debug, reuse, constrained-randomstimulus and functional coverage;
7Productionexperiences on ARM buses, such as AXI/AMBA/APB
8Expertlevel knowledge of verification tools ;
9Familiarwith Linux, csh/Python or any script languages;
10GoodEnglish skills (read and write).

Skills Plus:
1Productionexperience on simulation acceleration solution;
2Productionexperience on in-circuit emulation solution;
3Familiarwith x86 architecture, especially on PCI Express;
4Familiarwith any RISC architecture (ARM, MIPS, .etc);
5Familiarwith system modeling;
6Goodunderstanding on modern Operating systems and virtualization.

本文地址:https://www.eechina.com/thread-175897-1-1.html     【打印本页】

本站部分文章为转载或网友发布,目的在于传递和分享信息,并不代表本网赞同其观点和对其真实性负责;文章版权归原作者及原出处所有,如涉及作品内容、版权和其它问题,我们将根据著作权人的要求,第一时间更正或删除。
您需要登录后才可以发表评论 登录 | 立即注册

厂商推荐

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
快速回复 返回顶部 返回列表