a15818662231的个人空间 https://www.eechina.com/space-uid-139581.html [收藏] [复制] [分享] [RSS]

博客

华邦FLASH

已有 869 次阅读2018-8-18 09:44 |个人分类:华邦| 华邦

The W632GU6MB is a 2G bits DDR3L SDRAM and speed involving -09, -11, -12, -15, 09I, 11I, 12I, 15I, 09J, 11J, 12J and 15J.


产品特点
Power Supply: VDD, VDDQ = 1.35V(typ.), VDD, VDDQ=1.283V to 1.45V
Backward compatible to VDD, VDDQ=1.5V ± 0.075 V
Double Data Rate architecture: two data transfers per clock cycle
Eight internal banks for concurrent operation
8 bit prefetch architechure
CAS Latency: 5, 6, 7, 8, 9, 10, 11, 13 and 14
Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable On-The-Fly (OTF)
Programmable read burst ordering: interleaved or nibble sequential
Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received with data
Edge-aligned with read data and center-aligned with write data
DLL aligns DQ and DQS transitions with clock 
Differential clock inputs (CK and CK#)
Commands entered on each positive CK edge, data and data mask are referenced to both edges of a differential data strobe pair (double data rate)
Posted CAS with programmable additive latency (AL = 0, CL -1 and CL -2) for improved command, address and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Auto-precharge operation for read and write bursts
Refresh, Self-Refresh, Auto Seif- refresh (ASR) and Partial array self refresh (PASR)
Precharged Power Down ans Active Power Down
Data masks (DM) for write data
Programmable CAS Write Latency (CWL) per operating frequency
Write Latency WL = AL + CWL
Multi purpose register (MPR) for readout a predefined system timing calibration bit sequence
System level timing calibration support via write leveling and MPR read pattem
ZQ Calibration for output driver and ODT using extermal reference resistor to ground
Asynchronous RESET# pin for Power-up initialization sequence reset function
Programmable on-die termination (ODT) for data, data mask and differential strobe pairs
Dynamic ODT mode for improved signal integrity and preselectable termination impedances during writes
2K Byte page size
Package VFBGA 96 Ball (7.5x13 mm2 ), RoHS compliant

路过

鸡蛋

鲜花

握手

雷人

评论 (0 个评论)

facelist

您需要登录后才可以评论 登录 | 立即注册

关于我们  -  服务条款  -  使用指南  -  站点地图  -  友情链接  -  联系我们
电子工程网 © 版权所有   京ICP备16069177号 | 京公网安备11010502021702
返回顶部